

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

329





Fig. 3C






Fig. 4A




Fig. 4B

329

ENTITY FXUCHK IS

```

PORT( S_IN      : IN std_ulogic;
       Q_IN      : IN std_ulogic;
       R_IN      : IN std_ulogic;
       clock     : IN std_ulogic;
       fails     : OUT std_ulogic_vector(0 to 1);
       counts    : OUT std_ulogic_vector(0 to 2);
       harvests  : OUT std_ulogic_vector(0 to 1));

```

450 } }

452 { --!! BEGIN
--!! Design Entity: FXU;

453 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

454 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

455 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

456 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

457 { --!! End;

440 } }

451 } }

ARCHITECTURE example of FXUCHK IS

```

BEGIN
  ... HDL code for entity body section ...

```

458 } }

END;

Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5A





Fig. 5B

Fig. 6A






Fig. 6B




Fig. 7





800

Fig. 8A
Prior Art



entity FSM : FSM

850

*Fig. 8B
Prior Art*

ENTITY FSM IS

```
PORT(  
      ....ports for entity fsm....  
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

```
853 { --!! Embedded FSM : examplefsm;  
859 { --!! clock          : (fsm_clock);  
854 { --!! state_vector   : (fsm_state(0 to 2));  
855 { --!! states         : (S0, S1, S2, S3, S4);  
856 { --!! state_encoding : ('000', '001', '010', '011', '100');  
     { --!! arcs           : (S0 => S0, S0 => S1, S0 => S2,  
     { --!!                   (S1 => S2, S1 => S3, S2 => S2,  
     { --!!                   (S2 => S3, S3 => S4, S4 => S0);  
857 { --!!  
858 { --!! End FSM;
```

} 852 860

END;

Fig. 8C

entity FSM : FSM




850

Fig. 9



TOP:TOP

S₁₀₀₀ Fig. 10A

X:X1 S_{1010a} X:X2

S₁₀₂₀ Y:Y

S_{1010b}



Z:Z

B1:B1

1016a

B2:B2

1018a

1014a

Z:Z

B1:B1

1016b

B2:B2

1018b

1014b

Z:Z

B1:B1

1016c

B2:B2

1018c

1030 ↗ 1032 ↗ 1034 ↗ 1036
 <instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname>

Fig. 10B

X1	B3	X	COUNT1	1040
X1.Z	B1	Z	COUNT1	1041
X1.Z	B2	Z	COUNT1	1042
X2	B3	X	COUNT1	1043
X2.Z	B1	Z	COUNT1	1044
X2.Z	B2	Z	COUNT1	1045
Y	B4	Y	COUNT1	1046
Y.Z	B1	Z	COUNT1	1047
Y.Z	B2	Z	COUNT1	1048


Fig. 10C

1030 ↗ 1034 ↗ 1036
 <instantiation identifier>. <design entity name>. <eventname>

Fig. 10D

1030 ↗ 1034 ↗ 1036
 <instantiation identifier>. <design entity name>. <eventname>

Fig. 11A



--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108]; ~~~~~ 1161
--!! event_1124_in <= A.B.[B1.count.event_1124]; ~~~~~ 1162
--!! End Inputs

1163 1165
 { }
 1164 1166


Fig. 11B

--!! Inputs
--!! event_1108_in <= C.[count.event_1108]; ~~~~~ 1171
--!! event_1124_in <= B.[count.event_1124]; ~~~~~ 1172
--!! End Inputs

Fig. 11C

12A

Fig. 12A



ENTITY X IS

```

    PORT( :  

          :  

          );
```

ARCHITECTURE example of X IS

```

BEGIN  

  .  

  .  

  .  

  .  

  .  

  ... HDL code for X ...  

  .  

  .  

  .  

  .
```

1220

1221 { Y:Y
 PORT MAP(:
);

1222 { A <=
 B <=
 C <=

1223 { -!! [count, countname0, clock] <= Y.P; ~~~~~ 1230
 -!! Q <= Y. [B1.count.count1] AND A; ~~~~~ 1232
 -!! [fail, failname0, "fail msg"] <= Q XOR B; ~~~~~ 1234
 -!! [harvest, harvestname0, "harvest msg"] <= B AND C;

END; ~~~~~ 1236

Fig. 12B

AUS920000225US1



27/33

1300





Fig. 13A



FOO:FOO

1300




Fig. 13B



```

ENTITY OVR IS
  PORT( R_IN      : IN std_ulogic_vector(0 .. 4);           } 1364
        :
        :
        ... other ports as required ...
        :
        :
        R_OV       : OUT std_ulogic_vector(0 .. 4);           } 1362
        RT        : OUT std_ulogic;                           } 1363
  );
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R_IN = > {R(0 .. 4)};                                } 1360
--!! :
--!! :
--!! other ports as needed ...
--!! :
--!! End Inputs
1356 {--!! Outputs
--!! <R_OVERRIDE> : R_OV(0 .. 4) = > R(0 .. 4) [RT];
--!! End Outputs
--!! End
1351 } 1340
1358 } 1361
      ... HDL code for entity body section ...
END;

```

Fig. 13C



ENTITY FOO IS

```
PORT(   :  
      :  
      :  
);
```

ARCHITECTURE example of FOO IS

BEGIN

```
.  
. .  
. .  
. .  
R <= .....  
. .  
. .
```

1380 {
 --!! R_IN <= {R}; 1381
 --!! 1382
 --!!
 --!! R_OV(0 to 4) <=; 1383
 --!! RT <=;
 --!! [override, R_OVERRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
 } 1384

Fig. 13D



Fig. 14A





Fig. 14B



ENTITY DET IS

```

PORT( A      : IN std_ulogic;
      B      : IN std_ulogic_vector(0 to 5);
      C      : IN std_ulogic;
      D      : IN std_ulogic;
      ...
      event_x : OUT std_ulogic_vector(0 to 2);
      x_here  : OUT std_ulogic);
    
```

1491 {

```

--!! BEGIN
--!! Design Entity: LM;

--!! Inputs
--!! A    => A;
--!! B    => P.Q.B;
--!! C    => P.C;
--!! D    => D;
--!! End Inputs
    } 1493

--!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
    } 1494

--!! End;
  
```

1492 {

```

ARCHITECTURE example of DET IS
BEGIN
  ... HDL code ...
END;
  
```

1480 }

Fig. 14C